上一条： Achieving Versatile and Simultaneous Cache Optimizations With Nonvolatile SRAM

下一条： SRAM- and STT-RAM-based hybrid, shared last-level cache for on-chip CPU-GPU heterogeneous architectures